

Datasheet

Features

- Single 3.3V Power Supply
- Industrial Temperature Range (–40°C to 110°C) and Military Temperature Range (–55°C to 125°C)
- Symmetrical High-speed Read and Write with Fast Access Time (35 ns)
- Equal Address and Chip-enable Access Times
- Automatic Data Protection with Low-voltage Inhibit Circuitry to Prevent Writes on Power Loss
- All Inputs and Outputs are Transistor-transistor Logic (TTL) Compatible
- Fully Static Operation
- Full Nonvolatile Operation with 20 Years Minimum Data Retention

Introduction

The EV2A08A is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 524,288 words of 8 bits. The EV2A08A is equipped with chip enable (\overline{E}), write enable (\overline{W}), and output enable (\overline{G}) pins, allowing for significant system design flexibility without bus contention.

MRAM is a nonvolatile memory technology that protects data in the event of power loss and does not require periodic refreshing. The EV2A08A is the ideal memory solution for applications that must permanently store and retrieve critical data quickly.

The EV2A08A is available in a 400-mil, 44-lead plastic small-outline TSOP type-II package RoHS compliant (MSL3 according to Jedec standard) with an industry-standard center power and ground SRAM pinout.

The EV2A08A is available in Industrial (–40°C to 110°C) and Military (–55°C to +125°C) temperature ranges.

1. Device Pin Assignment

Figure 1-1. Block Diagram





Table 1-1. Pin Functions

Signal Name	Function
A	Address Input
\bar{E}	Chip Enable
\bar{W}	Write Enable
\bar{G}	Output Enable
DQ	Data I/O
V_{DD}	Power Supply
V_{SS}	Ground
DC	Do Not Connect
NC	No Connection - Pin 2, 43 (TSOPII); Ball H6, G2 (BGA) Reserved For Future Expansion

Figure 1-2. Pin Diagrams for Available Packages (Top View)



44 Pin TSOP II

Table 1-2. Operating Modes

$\bar{E}^{(1)}$	$\bar{G}^{(1)}$	$\bar{W}^{(1)}$	Mode	V_{DD} Current	DQ[7:0] ⁽²⁾
H	X	X	Not selected	I_{SB1}, I_{SB2}	Hi-Z
L	H	H	Output disabled	I_{DDR}	Hi-Z
L	L	H	Byte Read	I_{DDR}	D_{Out}
L	X	L	Byte Write	I_{DDW}	D_{In}

Notes: 1. H = high, L = low, X = don't care
 2. Hi-Z = high impedance

2. Electrical Specifications

2.1 Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2-1. Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Temp Range	Package	Value	Unit
V _{DD}	Supply voltage ⁽²⁾	–	–	–0.5 to 4.0	V
V _{IN}	Voltage on any pin ⁽²⁾	–	–	–0.5 to V _{DD} + 0.5	V
I _{OUT}	Output current per pin	–	–	±20	mA
P _D	Package power dissipation ⁽³⁾	–	Note ⁽³⁾	0.600	W
T _{BIAS}	Temperature under bias	Industrial	–	–40 to 110	°C
		Military	–	–55 to 125	
T _{stg}	Storage Temperature	–	–	–55 to 150	°C
T _{Lead}	Lead temperature during solder (3 minute max)	–	–	260	°C
H _{max_write}	Maximum magnetic field during write	Industrial, Military	TSOP2	10,000	A/m
H _{max_read}	Maximum magnetic field during read or standby	Industrial, Military	TSOP2	10,000	A/m

- Notes:
1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
 2. All voltages are referenced to V_{SS}.
 3. Power dissipation capability depends on package characteristics and use environment.

Table 2-2. Operating Conditions

Parameter	Symbol	Value	Typical	Max	Unit
Power supply voltage ⁽¹⁾	V _{DD}	3.0	3.3	3.6	V
Write inhibit voltage	V _{WI}	2.5	2.7	3.0 ⁽¹⁾	V
Input high voltage	V _{IH}	2.2	–	V _{DD} + 0.3 ⁽²⁾	V
Input low voltage	V _{IL}	–0.5 ⁽³⁾	–	0.8	V
Operating temperature					
EV2A08AV (Industrial)	T _{case}	–40		110	°C
EV2A08AM (Military)		–55		125	

- Notes:
1. There is a 2 ms startup time once V_{DD} exceeds V_{DD(min)}. See **Power Up and Power Down Sequencing** below.
 2. V_{IH(max)} = V_{DD} + 0.3 V_{DC} ; V_{IH(max)} = V_{DD} + 2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.
 3. V_{IL(min)} = –0.5 V_{DC} ; V_{IL(min)} = –2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

2.2 Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds $V_{DD}(\min)$, there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \bar{E} and \bar{W} control signals should track V_{DD} on power up to $V_{DD} - 0.2$ V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives \bar{E} and \bar{W} should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above $V_{DD}(\min)$.

Figure 2-1. Power Up and Power Down Diagram




Table 2-3. DC Characteristics

Parameter	Symbol	Min	Max	Unit
Input leakage current	$I_{lkg(I)}$	–	± 1	μA
Output leakage current	$I_{lkg(O)}$	–	± 1	μA
Output low voltage ($I_{OL} = +4$ mA) ($I_{OL} = +100$ μA)	V_{OL}	–	0.4 $V_{SS} + 0.2$	V
Output high voltage ($I_{OL} = -4$ mA) ($I_{OL} = -100$ μA)	V_{OH}	2.4 $V_{DD} - 0.2$	–	V

Table 2-4. Power Supply Characteristics

Parameter	Symbol	Typical	Max	Unit
AC active supply current-read modes ⁽¹⁾ ($I_{OUT} = 0$ mA, $V_{DD} = \text{max}$)	I_{DDR}	30	66	mA
AC active supply current – write modes ⁽¹⁾ ($V_{DD} = \text{max}$) Industrial Grade Military Grade	I_{DDW}	90 90	135 135	mA
AC standby current ($V_{DD} = \text{max}$, $\bar{E} = V_{IH}$) no other restrictions on other inputs	I_{SB1}	13	20	mA
CMOS standby current ($\bar{E} \geq V_{DD} - 0.2V$ and $V_{In} \leq V_{SS} + 0.2V$ or $\geq V_{DD} - 0.2V$) ($V_{DD} = \text{max}$, $f = 0$ MHz)	I_{SB2}	8	10	mA

Note: 1. All active current measurements are measured with one address transition per cycle and at minimum cycle time.

3. Timing Specifications



Table 3-1. Capacitance⁽¹⁾

Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C_{In}	–	6	pF
Control input capacitance	C_{In}	–	6	pF
Input/Output capacitance	$C_{I/O}$	–	8	pF

Note: 1. $f = 1.0$ MHz, $dV = 3.0$ V, $T_A = 25$ °C, periodically sampled rather than 100% tested.

Table 3-2. AC Measurement Conditions

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure 3-1	
Output load for all other timing parameters	See Figure 3-2	

Figure 3-1. Output Load Test Low and High**Figure 3-2.** Output Load Test All Others


3.1 Read Mode

Table 3-3. Read Cycle Timing⁽¹⁾

Parameter	Symbol	Min	Max	Unit
Read cycle time	t_{AVAV}	35	–	ns
Address access time	t_{AVQV}	–	35	ns
Enable access time ⁽²⁾	t_{ELQV}	–	35	ns
Output enable access time	t_{GLQV}	–	15	ns
Output hold from address change	t_{AXQX}	3	–	ns
Enable low to output active ⁽³⁾	t_{ELQX}	3	–	ns
Output enable low to output active ⁽³⁾	t_{GLQX}	0	–	ns
Enable high to output Hi-Z ⁽³⁾	t_{EHQZ}	0	15	ns
Output enable high to output Hi-Z ⁽³⁾	t_{GHQZ}	0	10	ns


- Notes:
- \bar{W} is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
 - Addresses valid before or at the same time \bar{E} goes low.
 - This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage.

Figure 3-3. Read Cycle 1



Note: Device is continuously selected ($\bar{E} \leq V_{IL}$, $\bar{G} \leq V_{IL}$).

Figure 3-4. Read Cycle 2



3.2 Write Mode

Table 3-4. Write Cycle Timing 1 (\overline{W} Controlled)⁽¹⁾

Parameter	Symbol	Min	Max	Unit
Write cycle time ⁽²⁾	t_{AVAV}	35	–	ns
Address set-up time	t_{AVWL}	0	–	ns
Address valid to end of write (\overline{G} high)	t_{AVWH}	18	–	ns
Address valid to end of write (\overline{G} low)	t_{AVWH}	20	–	ns
Write pulse width (\overline{G} high)	t_{WLWH} t_{WLEH}	15	–	ns
Write pulse width (\overline{G} low)	t_{WLWH} t_{WLEH}	15	–	ns
Data valid to end of write	t_{DVWH}	10	–	ns
Data hold time	t_{WHDX}	0	–	ns
Write low to data Hi-Z ⁽³⁾	t_{WLQZ}	0	12	ns
Write high to output active ⁽³⁾	t_{WHQX}	3	–	ns
Write recovery time	t_{WHAX}	12	–	ns

- Notes:
- All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
 - All write cycle timings are referenced from the last valid address to the first transition address.
 - This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperature, $t_{WLQZ}(\text{max}) < t_{WHQX}(\text{min})$

Figure 3-5. Write Cycle Timing 1 (\overline{W} Controlled)





Table 3-5. Write Cycle Timing 2 (\bar{E} Controlled)⁽¹⁾

Parameter	Symbol	Min	Max	Unit
Write cycle time ⁽²⁾	t_{AVAV}	35	–	ns
Address set-up time	t_{AVEL}	0	–	ns
Address valid to end of write (\bar{G} high)	t_{AVEH}	18	–	ns
Address valid to end of write (\bar{G} low)	t_{AVEH}	20	–	ns
Enable to end of write (\bar{G} high)	t_{ELEH} t_{ELWH}	15	–	ns
Enable to end of write (\bar{G} low) ⁽³⁾	t_{ELEH} t_{ELWH}	15	–	ns
Data valid to end of write	t_{DVEH}	10	–	ns
Data hold time	t_{EHDX}	0	–	ns
Write recovery time	t_{EHAX}	12	–	ns


- Notes:
1. All write occurs during the overlap of \bar{E} low and \bar{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \bar{G} goes low at the same time or after \bar{W} goes low, the output will remain in a high impedance state. After \bar{W} or \bar{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \bar{E} being asserted low in one cycle to \bar{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
 2. All write cycle timings are referenced from the last valid address to the first transition address.
 3. If \bar{E} goes low at the same time or after \bar{W} goes low, the output will remain in a high-impedance state. If \bar{E} goes high at the same time or before W goes high, the output will remain in a high-impedance state.

Figure 3-6. Write Cycle Timing 2 (\bar{E} Controlled)



4. Mechanical Drawing

Figure 4-1. TSOP2



Print Version Not To Scale

1. Dimensions and tolerances per ASME Y14.5M - 1994.
2. Dimensions in Millimeters.
3. Dimensions do not include mold protrusion.
4. Dimension does not include DAM bar protrusions.
DAM Bar protrusion shall not cause the lead width to exceed 0.58.

5. Ordering Information

Figure 5-1. Ordering Information ⁽¹⁾

EV	2	A	16	A	x	N	Y	U	35
	Density Code	Memory Type	I/O Configuration	Revision	Operating Temperature Range	Package Type	RoHS compliance	Upscreening	Timing Set
e2v Prefix	2 = 4 Mb	A = async	08 = 08 bits	A = 180 nm	V = -40 to 110°C M = -55 to 125°C	N = TSOP II ZP = PBGA	Y: RoHS ⁽²⁾ compliant	U	35 = 35 ns

- Notes: 1. For availability of the different versions, contact your local e2v sales office.
2. Lead finishing: pure tin (Sn 99,99%)

6. Document Revision History

Table 6-1 provides a revision history for this hardware specification.

Table 6-1. Document Revision History

Rev. No	Date	Substantive Change(s)
1024C	20/02/13	
1024B	28/09/10	Updated Table 2-2 on page 4 .
1024A	06/2010	Initial revision.



How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v ltd

106 Waterhouse Lane
Chelmsford Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
mailto: enquiries@e2v.com

e2v sas

16 Burospace
F-91572 Bièvres Cedex
France
Tel: +33 (0) 16019 5500
Fax: +33 (0) 16019 5529
mailto: enquiries-fr@e2v.com

e2v Aerospace and defense inc

765 Sycamore Drive
Milpitas
California 95035
USA
Tel: +33 (0) 1 408 737 0992
Fax: +33 (0) 1 408 736 8708
mailto: e2v-us.com

Americas

e2v inc

520 White Plains Road
Suite 450 Tarrytown, NY 10591
USA
Tel: +1 (914) 592 6050 or 1-800-342-5338,
Fax: +1 (914) 592-5148
mailto: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F.,
Onfem Tower,
29 Wyndham Street,
Central, Hong Kong
Tel: +852 3679 364 8/9
Fax: +852 3583 1084
mailto: enquiries-ap@e2v.com

Product Contact:

e2v
Avenue de Rochepleine
BP 123 - 38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76 58 30 00
Hotline:
mailto: std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.